Corrective Control of Input/Output Asynchronous Sequential Machines for Overcoming Disturbance Inputs

외란 입력을 극복하기 위한 입력/출력 비동기 머신의 교정 제어

  • Published : 2009.03.01

Abstract

The problem of controlling a finite-state asynchronous sequential machine is examined. The considered machine is governed by input/output control, where access to the state of the machine is not available. In particular, disturbance inputs can infiltrate into the asynchronous machine and provoke unauthorized state transitions. The control objective is to use output feedback to compensate the machine so that the closed-loop system drive the faulty asynchronous machine from a failed state to the original one. Necessary and sufficient condition for the existence of appropriate controllers are presented in a theoretical framework. As a case study, the closed-loop system of an asynchronous machine with the proposed control scheme is implemented in VHDL code.

References

  1. J. Hammer, 'On corrective control of sequential machines,' International Journal of Control, vol. 65, no. 2, pp. 249-276, 1996 https://doi.org/10.1080/00207179608921696
  2. T. E. Murphy, X. Geng and J. Hammer, 'On the control of asynchronous machines with races,' IEEE Transactions on Automatic Control, vol. 48, no. 6, pp. 1073-1081, 2003 https://doi.org/10.1109/TAC.2003.812814
  3. N. Venkatraman and J. Hammer, 'On the control of asynchronous sequential machines with infinite cycles,' International Journal of Control, vol. 79, no. 7, pp. 764-785, 2006 https://doi.org/10.1080/00207170600665022
  4. 양정민, '비결정 모델에 대한 비동기 순차 회로의 교정 제어 II: 제어기 설계,' 전자공학회논문지 제45권 SC 제4호, pp. 11-20, 2008
  5. 양정민, '입력 외란이 존재하는 비동기 순차 머신의 모델 매칭,' 전기학회논문지, 제57A권 제1호, pp. 109-116, 2008
  6. J.-M. Yang, J. Hammer, 'Counteracting the effects of adversarial inputs on asynchronous sequential machines.' Proceeding of the 17th IFAC World Congress, pp. 1432-1437, Seoul, Korea, 2008 https://doi.org/10.3182/20080706-5-KR-1001.1960
  7. 양정민, 곽성우, '비동기 상태 피드백 제어를 이용한 TMR 메모리 SEU 극복,' 전기학회논문지, 제57권 제8호, pp. 1440-1446, 2008
  8. X. Geng and J.Hammer, 'Input/output control of asynchronous sequential machines,' IEEE Transactions on Automatic Control, vol. 50, no. 12, pp. 1956-1970, 2005 https://doi.org/10.1109/TAC.2005.860293
  9. L. Sterpone and M. Violante, 'Analysis of the robustness of the TMR-architecture in SRAM-based FPGAs,' IEEE Transactions on Nuclear Science, vol. 53, no. 5, pp. 1545-1549, 2005
  10. Z. Kohavi, Switching and Finite Automata Theory (2nd ed.) McGaw-Hill, 1978
  11. M. A. Shayman and R. Kumar, 'Supervisory control of nondeterministic systems with driven events via prioritized synchronization and trajectory models,' SIAM Journal on Control and Optimization, vol. 33, no. 2, pp. 469-497, 1995 https://doi.org/10.1137/S0363012992239600
  12. S.-J Park and J-T. Lim, 'Robust and nonblocking supervisor for discrete-event systems with model uncertainty under partial observation,' IEEE Transactions on Automatic Control, vol. 45, no. 12, pp. 2393-2396, 2000 https://doi.org/10.1109/9.895581
  13. S. M. Nowick and D. L. Dill, 'Synthesis of asynchronous state machines using a local clock,' in Proceedings of IEEE International Conference on Computer Design, pp. 192-197, 1991 https://doi.org/10.1109/ICCD.1991.139879