- Volume 9 Issue 2
In this paper, we present result of embedded system based H.264/SVC decoder circuit design and system implementation. To deal with the standardized H.264/SVC functionalities, the presented SVC decoder system is consist of hardware engine design and software with ARM core processor. In order to improve the feasibility and applicability, and reduce the decoder complexity, the implemented system is constructed with only the consideration of IPPP structure scalability without using the full B-picture architecture. Finally, we will show the decoding image result using the designed H.264/SVC decoder system.
H.264/SVC Decoder;C-model Simulator;Scalable Baseline Profile;Scalable;Hardware Engine;Embedded System
- H. Schwarz, D. Marpe, and T. Wiegand, "Overview of the Scalable Video Coding Extension of the H.264/AVC Standard," IEEE Trans. on Circuits and Video Tech., Vol.17, No.9, pp.1103-1120, 2007. https://doi.org/10.1109/TCSVT.2007.905532
- Y. K. Wang and M. Hannuksela, "System and Transport Interface of SVC," IEEE Trans. on Circuits and Video Tech., Vol.17, No.9, pp.1149-1163, 2007. https://doi.org/10.1109/TCSVT.2007.906827
- M. Wien, H. Schwarz, and T. Oelbaum, "Performance Analysis of SVC," IEEE Trans. on Circuits and Video Tech., Vol.17, No.9, pp.1194-1203, 2007. https://doi.org/10.1109/TCSVT.2007.905530
- C. Andrew Segall and Gary J. Sullivan, "Spatial Scalability within the H.264/AVC Scalable Video Coding Extension," IEEE Trans. on Circuits and Video Tech, Vol.17, No.9, pp.1121-1135, 2007. https://doi.org/10.1109/TCSVT.2007.906824
- T. Schierl, T. Stockhammer, and T. Wiegand, "Mobile Video Transmission Using Scalable Video Coding," IEEE Trans. on Circuits and Video Tech, Vol.17, No.9, pp.1204-1217, 2007. https://doi.org/10.1109/TCSVT.2007.905528
- P. Amon, T. Rathgen, and D. Singer, "File Format for Scalable Video coding," IEEE Trans. on Circuits and Video Tech, Vol.7, No.9, pp.1174-1185, 2007. https://doi.org/10.1109/TCSVT.2007.905521
- Joint Draft ITU-T Rec. H.264/ISO/IEC- 14496-10/Amd.3 Scalable Video Coding, JVT-X201.doc, 2007.
- Y. W. Huang, "Analysis, fast algorithm and VLSI architecture design for H.264/AVC intra frame coder," IEEE Trans. on Circuits and Video Tech, Vol.15, No.3, pp.378-401, 2005. https://doi.org/10.1109/TCSVT.2004.842620
- K. Yoo, J. Lee, and K. Sohn, "VLSI architecture design of motion vector processor for H.264/AVC," IEEE Proceeding of International Conference on Image Processing(ICIP), 15th, pp.1412-1415, 2008, https://doi.org/10.1109/ICIP.2008.4712029
- 정차근, 길대남, "H.264/SVC 복호기 C-model 시뮬레이터 개발", 한국콘텐츠학회논문지, 게재예정, 2009(3). https://doi.org/10.5392/JKCA.2009.9.3.009