Asynchronous State Feedback Control for SEU Mitigation of TMR Memory

비동기 상태 피드백 제어를 이용한 TMR 메모리 SEU 극복

  • Published : 2008.08.01


In this paper, a novel TMR (Triple Modular Redundancy) memory structure is proposed using state feedback control of asynchronous sequential machines. The main ability of the proposed structure is to correct the fault of SEU (Single Event Upset) asynchronously without resorting to the global synchronous clock. A state-feedback controller is combined with the TMR realized as a closed-loop asynchronous machine and corrective behavior is operated whenever an unauthorized state transition is observed so as to recover the failed state of the asynchronous machine to the original one. As a case study, an asynchronous machine modelling of TMR and the detailed procedure of controller construction are presented. A simulation results using VHDL shows the validity of the proposed scheme.


  1. S. Hauck, "Asynchronous design methodologies: an overview," Proceedings of the IEEE, vol. 83, no. 1, pp. 69-93, 1995
  2. N. Nishimura, "Efficient asynchronous simulation of a class of synchronous parallel algorithms," Journal of Computer and System Sciences, vol. 50, no. 1, pp. 98-113, 1995
  3. A. Davis, B. Coates and K. Stevens, "The post office experience: designing a large asynchronous chip," in Proceeding of the 26th Hawaii International Conference on System Sciences, vol. 1, pp. 409-418, 1993
  4. T. E. Murphy, X. Geng and J. Hammer, "On the control of asynchronous machines with races," IEEE Transactions on Automatic Control, vol. 48, no. 6, pp. 1073-1081, 2003
  5. N. Venkatraman and J. Hammer, "On the control of asynchronous sequential machines with infinite cycles,'' International Journal of Control, vol. 79, no. 7, pp. 764-785, 2006
  6. 양정민, "외란 입력이 존재하는 비동기 순차 머신의 모델 매칭", 전기학회논문지, 제57권, 제1호, pp. 109-116, 2008
  7. L. Sterpone, M. Violante and S. Rezgui, "An analysis based on fault injection of hardening techniques for SRAM-Based FPGAs", IEEE Transactions on Nuclear Science, vol. 53, no. 4, pp. 2054-2059, 2006
  8. Z. Kohavi, Switching and Finite Automata Theory (2nd ed.), New York: McGraw-Hill, 1978
  9. 곽성우, 박홍영, "과학기술위성 1호 탑재 컴퓨터에서의 SEUs 극복을 위한 메모리 운용 및 해석", 항공우주학회지, 제3권, 제1호, pp. 98-105, 2004
  10. L. Sterpone and M. Violante, "Analysis of the robustness of the TMR-architecture in SRAM-based FPGAs", IEEE Transactions on Nuclear Science, vol. 53, no. 5, pp. 1545-1549, 2005
  11. P. L. Murray and D. VanBuren, "Single event effect mitigation in reconfigurable computers for space applications", Proceedings of IEEE Aerospace Conference, pp. 1-7, 2005
  12. X. Geng and J. Hammer, "Input/output control of asynchronous sequential machines," IEEE Transactions on Automatic Control, vol. 50, no. 12, pp. 1956-1970, 2005