Comparison of Electrical Characteristics of SiGe pMOSFETs Formed on Bulk-Si and PD-SOI

Bulk-Si와 PD-SOI에 형성된 SiGe p-MOSFET의 전기적 특성의 비교

  • Published : 2007.06.01


This paper has demonstrated the electrical properties of SiGe pMOSFETs fabricated on both bulk-Si and PD SOI substrates. Two principal merits, the mobility increase in strained-SiGe channel and the parasitic capacitance reduction of SOI isolation, resulted in improvements in device performance. It was observed that the SiGe PD SOI could alleviate the floating body effect, and consequently DIBL was as low as 10 mV/V. The cut-off frequency of device fabricated on PD SOI substrate was roughly doubled in comparison with SiGe bulk: from 6.7 GHz to 11.3 GHz. These experimental result suggests that the SiGe PD SOI pMOSFET is a promising option to drive CMOS to enhance performance with its increased operation frequency for high speed and low noise applications.



  1. Y. J. Song, J. W. Lim, S. H. Kim, H. C. Bae, J. Y. Kang, K. W. Park, and K. H. Shim, 'Effects of Si-cap layer thinning and Ge segregation on the characteristics of SilSiGe/Si heterostructure pMOSFETs', Solid State Electronics, Vol 46, No. 11, p. 1983, 2002
  2. K. Bhaumik, Y. Shacham-Diamand, J-P. Noel, J Bevk, and L. C. Feldman, 'Theory and observation of enhanced, high field hole transport in Sil-xGex quantum well pMOSFET's', IEEE Trans. Electron Devices, Vol 43, No. 11, p. 1965, 1996
  3. Y. P. Wang, S. L. Wu, and S. J Chang, 'Low-frequency noise characteristics in strained-Si nMOSFETs', IEEE Electron Device Letters, Vol 28, No.1, p. 243, 2007
  4. K. Usuda, T. Numata, T. Irisawa, N. Hirashita, and S. Takagi, 'Strain characterization in SOl and strained-Si on SGOl MOSFET channel using nano-beam electron diffraction (NBD)', Materials Science and Engineering B, Vol. 124, p. 143, 2005
  5. F. Dieudonne, S, Haendler, J. Iomaah, and F. Balestra, 'Low frequency noise in 0.12 lm partially and fully depleted SOl technology', Microelectronics Reliability, Vol. 43, p, 48, 2002
  6. S. S. Chen, H. L. Shiang, and T. H. Tang, 'Direct tunneling-induced floating-body effect in 90-nm pseudo-kink-free PD SOl pMOSFETs with DTMOS-like behavior and low input power consumption', IEEE Trans. Electron Devices, Vol. 51, No.4, p. 575, 2004
  7. J. W. Yang, J. G. Fossum, G. O. Workman, and C. L. Huang, 'A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits', Solid-State Electronics, Vol. 48, No.2, p. 259, 2004