Properties of Ru1Zr1 Alloy Gate Electrode for NMOS Devices

NMOS 소자에 대한 Ru1Zr1 합금 게이트 전극의 특성

  • 이충근 (한국항공대학교 전자ㆍ정보통신ㆍ컴퓨터공학부) ;
  • 강영섭 (한국항공대학교 전자ㆍ정보통신ㆍ컴퓨터공학) ;
  • 홍신남 (한국항공대학교 전자ㆍ정보통신ㆍ컴퓨터공학부)
  • Published : 2004.06.01


This paper describes the characteristics of Ru-Zr alloy gate electrodes deposited by co-sputtering. The various atomic composition was made possible by controlling sputtering power of Ru and Zr. Thermal stability was examined through 600 and 700 $^{\circ}C$ RTA annealing. Variation of oxide thickness and X-ray diffraction(XRD) pattern after annealing were employed to determine the reaction at interface. Low and relatively stable sheet resistances were observed for Ru-Zr alloy after annealing. Electrical properties of alloy film were measured from MOS capacitor and specific atomic composition of Zr and Ru was found to yield compatible work function for nMOS. Ru-Zr alloy was stable up to $700^{\circ}C$ while maintaining appropriate work function and oxide thickness.


  1. Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S. H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H. J. Wann, S. J. Wind, and H. S. Wong, 'CMOS scaling into the nanometer regime', Proc. of the IEEE, Vol. 85, No.4, p. 486, 1997
  2. Y. C. Yeo,Q. Lu, P. Ranade, H. Takeuchi, K. J. Yang, I. Polishchuk, T. J. King, C. Hu, S. C. Song, H. F. Luan, and D. L. Kwong, 'Dual-metal gate cmos technology with ultrathin silicon nitride gate dielectric', IEEE Elec. Dev. Lett., Vol. 22, No. 5, p. 227, 2001
  3. R. Lin, Q. Lu, P. Ranade, T. J. King, and C. Hu, 'An adjustable work function technology using mo gate for cmos devices', IEEE Elec. Dev. Lett., Vol. 23, No. 1, p. 49, 2002
  4. H. Zhong, S. N. Hong, Y. S. Sub, H. Lazar, G. Heuss, and V. Misra, 'Properties of Ru-Ta Alloys as Gate Electrodes For NMOS and PMOS Silicon Devices', IEDM, p. 467, 2001
  5. V. Misra, H. Zhong, and H Lazar, 'Electrical properties of ru-based alloy gate electrodes for dual metal gate Si-CMOS', IEEE Elec. Dev. Lett., Vol. 23, No. 6, p. 354, 2002
  6. 노영진, 이충근, 홍신남, '실리콘 산화막에 대한 Ta-Mo 합금 게이트의 열적 안정성', 전기전자재료학회논문지, 17권, 4호, p. 361, 2004
  7. J. H. Lee, H. Zhong, Y. S. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra,'Tunable work function dual metal gate technology for bulk and non-bulk CMOS', IEDM, p. 359, 2002
  8. J. R. Hauser and K. Ahmed, 'Characterization of Ultrathin Oxides Using Electrical C-V and I-V measurements', Gaithersburg, MD: Nat. Inst. Stand. Technol., 1998
  9. V. Misra, G. Heuss, and H. Zhong, 'Use of metal-oxide-semiconductor capacitors to detect interactions of Hf and Zr gate electrodes with $SiO_2$ and $ZrO_2$', Appl, Phys. Lett., Vol. 78, No. 26, p. 4166, 2001
  10. K. Mahdouk, K. Elaissaoui, J. Charles, L. Bouirden, and J. C. Gachon, 'Calorimetric study and optimization of the ruthenium zirconium phase diagram', Intermetallics, Vol. 5, No. 2, p. 111, 1997
  11. W. C. Lee and C. Hu, 'Modeling Gate and Substrate Currents due to Conduction- and Valence-Band Electron and Hole Tunneling', Symp, on VLSI Tech. Dig. of Tech. papers, p. 198, 2000
  12. J. E. Suarez, B. E. Johnson, and B. El-Kareh, 'Thermal Stability of Polysilicon Resistors', Electronic Components and Tech. Conf. Proc., 41st, p. 537, 1991
  13. K. Ino, T. Ushiki, K. Kawai, I. Ohshima, T. Shinohara, and T. Ohmi, 'Highly- Reliable Low-Resistivity bcc-Ta Gate MOS Technology Using Low-Damage Xe-Plasma Sputtering and Si-Encapsulated Silicidation Process', Symp. on VLSI Tech. Dig. of Tech. Papers, p. 186, 1998
  14. I. De, D. Johri, A. Srivastava, and C. M. Osburn, 'Impact of gate workfunction on device performance at the 50nm technology node', Solid-State Elec., 44, p. 1077, 2000