고온 확산공정에 따른 산화막의 전기적 특성

• 홍능표 (광운대 공대 전기공학과) ;
• 홍진웅 (광운대 공대 전기공학과)
• Published : 2003.10.01
• 63 8

Abstract

The silicon wafer is stable status at room temperature, but it is weak at high temperatures which is necessary for it to be fabricated into a power semiconductor device. During thermal diffusion processing, a high temperature produces a variety thermal stress to the wafer, resulting in device failure mode which can cause unwanted oxide charge or some defect. This disrupts the silicon crystal structure and permanently degrades the electrical and physical characteristics of the wafer. In this paper, the electrical characteristics of a single oxide layer due to high temperature diffusion process, wafer resistivity and thickness of polyback was researched. The oxide quality was examined through capacitance-voltage characteristics, defect density and BMD(Bulk Micro Defect) density. It will describe the capacitance-voltage characteristics of the single oxide layer by semiconductor process and device simulation.

Keywords

BMD(Bulk Micro Defect);$(SiO_2)$;Polyback;Power semiconductor

References

1. G. K. Su, Y. H. Chen, and A. E. Stephens,'Effect of Dislocation and Bulk Micro Defects on Device Leakage.', SEMICON Taiwan, pp.1-5, 2001
2. B. E. Deal, M. Sklar, A. S. Grove, and E. H. Snow,'Characteristics of the Surface State Charge of Thermally Oxidized Silicon.', J. Electrochemical Society. 114, p266, 1967 https://doi.org/10.1149/1.2426565
3. D. P. Norton,'Capacitance-voltage measurements on ultrathin gate dielectrics', Solid-State Electronics 47, pp. 801-805, 2003 https://doi.org/10.1016/S0038-1101(02)00340-4
4. N. P. Hong and J. W. Hong, 'Electrical Characteristics of Thin SiO2 Layer', KIEE Int. Trans., pp. 55-58, 2003
5. N. P.Hong J. K. Park and J. W. Hong, 'The Electrical properties of Gate Oxide due to the Variation of Thickness', KIEE, pp. 1931-1933, 1999
6. S. M. Sze, 'Physics of Semiconductor Device', John Wiley & Sons, 2nd edition, pp. 390-422, 1981